INTRODUCTION
Nano technology has played an essential role in the development of science and knowledge, and most importantly with the emergence of smart devices with embedded sensors and the evolution of integrated circuit manufacturing [1] [2] . Moreover, the need for nanoscale devices with lower energy consumption is becoming very necessary to the internet of things paradigm [3] . Many types of field effect transistor (FET) structures have been proposed among them metal oxide semiconductor FET (MOSFET) technology ( Fig. 1 ) [4] [5] . As the MOSFET reaches to its scaling limits, short channel effects become increasingly important. Thus, planner MOSFET becomes not suitable for such nanoscale devices [6] [7] . FinFET was proposed as a strong candidate to overcome several limitations in MOSFET to reduce the subthreshold swing (SS), thus achieve higher voltage and reduce I OFF. The FinFET is a type of non-planar transistor with a thin channel body, shaped like a fin, wrapped by gate electrodes and it showed low power consumption and high rate of ION/IOFF [8] .
The remaining part of this paper is structured as follows: The next section presents an overview about FinFET technology. Section III introduces experimental methods adopted for this research. The results and discussions are presented in Section IV. Finally, a conclusion is drawn up in Section V. The name of FinFET technology comes from the fact that the structure of FET looks like a set of fins when viewed [9] . Such type of gate structure provides an improved electrical control over the channel conduction and it helps in reducing leakage current levels and overcoming some other issues related to short-channel such as electrostatic limits and sourceto-drain tunneling [10] . These issues represent constraints in the design and fabrication of transistors beyond NanoDimensional channel length in conventional MOSFET. Control over the reduced channel length FinFET is more complicated and more important. Therefore, efforts and attentions to finding a solution for this issues are highly increased [11] .
Recently, FinFETs with Nano-dimensions have become popular in the electronics industry due to their extremely small electronic circuits. Moreover, FinFET is a versatile multipurpose transistor that has been widely studied for technology less than 32 nm due to its advantages such as lower power consumption which allows high integration levels. Early adopters reported 150% improvements FinFETs operate at a lower voltage as a result of their lower threshold voltage. For the sake of minimizing channel dimensions in the FinFET design (Fig. 2) , we need to simulate the characterization of FinFET behaviour to assist in decision-making. The performance of new devices in various applications is based on their Nano-dimensional characteristics. The chip generation of these pretty new and powerful electronic devices with ultra-small transistors may be even regarded more trustable when new findings from future research are consolidated. However, the new Nano-dimensional FET designs and structures are still considered novel technologies and thus necessitate further study and improvement, and they require further innovations regardless of MOSFET limitations.
III. RESEARCH METHODOLOGY
Simulation tools of electronic devices have become increasingly important to understand the physics behind the structures of new devices [12] . Simulation tools can also help identify device strengths, weaknesses, and retrenchment costs and illustrate the extensibility of these devices in the nm range. Consequently, MuGFET simulator is utilized in this research for the analysis and performance evaluation of GaAs-FinFET structure's dimensions. Experimental work can be supported by simulation tools to further explore the development of MuGFET for Nano-dimensional characterization. MuGFET is used to investigate the characteristics of the FinFET transistor. The output characteristic curves of the transistor under different conditions and with different parameters are considered.
The impacts of varying dimensions, namely, gate length, width and oxide thickness on the GaAs-FinFET transistor characteristics are determined, particularly the I-V characteristics. MuGFET Simulator is developed and designed by Purdue University (USA). MuGFET can select either PADRE or PROPHET for simulation, in which both simulates are developed by Bell Laboratories. PROPHET is a partial differential equation profiler for one, two or three dimensions, whereas PADRE is a device-oriented simulator for 2D or 3D devices with arbitrary geometry. The MuGFET is used for the FET with Nano-dimensional structure and can generate useful characteristic FET curves for engineers, especially to fully explain the underlying physics of FETs. It can also provide self-consistent solutions to poison and driftdiffusion equations.
The procedure used to calculate the electrical characteristics of FinFET is explained in this section. At first choose simulations from MUGFET next the semiconductor type of FinFET choose from the material option that enter the required semiconductor data. The dimensions of the channel (length width and thickness of the oxide) then be included. When the electrical properties are extracted they are plotted to be analyzed and studied for each type of semiconductor. Finally, evaluation and comparative analysis of GaAs-FinFET performances and design its optimal dimensions based on the considered metric. In this paper, the I d-Vg characteristics of GaAs-FinFET at the temperature of 300 K are simulated with the parameters as listed in Table I . 
IV. RESULTS AND DISCUSSION

A. Channel Length Characteristics Results
In this simulation scenario, the impact of scaling down the channel's length L on the characteristics of GaAs-FinFET have been studied. The simulation of transfer characteristics (drain current Id -gate voltage Vg) have been down with different channel lengths (L), channel width (W), and oxide thicknesses (TOX). FOUR (4) limitation parameters are considered to find the optimal channel dimensions: (i) ION/IOFF ratio (where IOFF is the Id value at OFF state with Vg = 0 V and ION is the Id value at ON state with Vg = 1 V), (ii) Subthreshold swing (SS), (iii) Threshold voltage (VT) and (iv) Draininduced barrier lowering (DIBL). In this case, the value of L is changed (10, 15, 20 , and 40 nm), while the channel width and TOX are fixed (W = 5 nm and TOX = 2.5 nm). nm for VDD = 5 V, and for VDD = 0.5 V, the maximum value of ION/IOFF ratio is more than10 8 at L= 35 nm. It is notice that, for L range from 10 to 25 nm the highest ION/IOFF happen for VDD = 0.5 V, while for 25 to 40 nm L range, the highest ION/IOFF ratio occurs for VDD = 5 V. Fig. 4 , depicts the relation between channel length with SS value. The SS started with 163 mV/dec at L = 10 nm which is the furthest value from the ideal SS (59.5 mV/dec), and then decreases with increasing the channel length, at L = 30 to 40 nm the closest value to the ideal SS (59.65 mV/dec) has been achieved.
The characteristics of VT and DIBL of the GaAs-FinFET with respect to channel length are illustrated in Fig. 5 . The value of VT is increased with increasing the channel length from 0.43 V at 10 nm to 0.50 V at 40 nm. In contrast, the DIBL is decreased as channel length increased until it reached 5.52 mV/V at 40 nm length of channel. 
B. Channel Width Characteristic Results
In this case, the impact of scaling down the channel width, W, on the GaAs-FinFET characteristics has been investigated. We have changed the value of W to 5, 10, 15 and 20 nm, while keeping L at 40 nm and TOX at 2.5 nm. Fig. 7 , illustrates subthreshold swing (SS) characteristics in terms of channel width. This figure displays that the SS started with 60.8 mV/dec at W = 5 nm which is the nearest value to the ideal SS (59.5 mV/dec), and increases with increasing the channel width, until it reaches the highest value 74.9 mV/dec at 20 nm. The relation between channel width with VT and DIBL are shown in Fig. 8 . The VT decreases with increasing the channel width. In contrast, the DIBL value increases as channel width increased from 50.5 mV/V at W = 5 nm to 81.4 mV/V at channel width of 20 nm. 
C. Channel Oxide Thickness Characteristics
The scaling down of channel oxide thickness and its impact on the characteristics of GaAs-FinFET have been explored in this section. TOX has been changed from 1.5 to 7 nm while L is fixed at 40 nm and W at 5nm. Fig. 10 . The SS starts with 60.2 mV/dec at TOX = 1.5 nm which is the closest value to the ideal SS, and increases to more than 160 mV/dec with increasing the TOX to 7 nm. Similarly, the effect of varying channel oxide thickness on VT and DIBL characteristics is presented in Fig. 10 . It is obvious that the value of VT almost stable regardless the channel oxide thickness. On the other hand, the DIBL increases from 0.54 mv/v to 70.9 mV/V at oxide thickness of channel varied from 1.5 to 7 nm.
D. Dimensions Scaling Factor (K) Characteristics
The scaling down of channel dimensions and its effect on the characteristics of GaAs-FinFET has been simulated for the same voltage range in all simulations. The length, width and thickness will be scale-down by a factor (K), While K=0.25 represent the minimal dimension's value and K=1 represents the original dimensions as summarized in Table II . for VDD = 0.5. Fig. 13 shows the furthest SS value (189 mV/dec) from the ideal SS that obtained at K=1. In contrast, the nearest value to the ideal SS (65.7 mV/dec) is obtained at K = 0.25. Therefore, with increasing K, the SS value is increased significantly. The impact of changing scaling factor (K) on VT and DIBL is illustrated in Fig. 14. Where the highest value of VT = 0.62 V is obtained at K=0.2, compared to the lowest value, VT = 0.36 V at the at K=1. Conversely, the DIBL value ranges from 48 mV/V at K = 0.2 to 298 mV/V at K= 1. 
V. CONCLUSIONS
The impact of channel dimensions (length, width, and oxide thickness) on the selected characteristics of GaAsFinFET are investigated and analysed using MuGFET simulation tool. Highest ION/IOFF ratio and nearest SS to the ideal value were considered to select the optimal nan dimensions of GaAs-FinFET. According to simulation results, in the first three scenarios when only one dimension is considered, the higher L (= 32 to 40 nm), the lower W (= 5 nm), and the lower TOX (=1.5) nm, are the optimal dimensions for GaAs-FinFET. Whereas, for scaling factor (K) scenario, lowest optimal dimensions were achieved at K= 0.25 (L = 8 nm, W = 3 nm, and TOX = 1 nm) as shown in Table III . 
